A Low-Jitter 20-110MHz DLL Based on a Simple PD and Common-Mode Voltage Level Corrected Differential Delay Elements

Sarang Kazeminia*
Microelectronics Research Laboratory, Urmia University, Urmia, West Azerbaijan, Iran
s.kazeminia@urmia.ac.ir
Khayrollah Hadidi
Microelectronics Research Laboratory, Urmia University, Urmia, West Azerbaijan, Iran
kh.haddi@urmia.ac.ir
Abdollah Khoei
Microelectronics Research Laboratory, Urmia University, Urmia, West Azerbaijan, Iran
a.khoei@urmia.ac.ir

Received: 02/Nov/2013 Revised: 19/Apr/2014 Accepted: 03/May/2014

Abstract
In this paper, a 16-phases 20MHz to 110MHz low jitter delay locked loop, DLL, is proposed in a 0.35µm CMOS process. A sensitive open loop phase detector, PD, is introduced based on a novel idea to simply detect small phase differences between reference clock and generated delayed signals. High sensitivity, besides the simplicity reduces the dead zone of PD and gives a better jitter on output generated clock signals, consequently. A new strategy of common mode setting is utilized on differential delay elements which no longer introduce extra parasitics on output nodes and brings the duty cycle of generated clock signals near to 50 percent. Also, small amplitude differential clock is carefully transferred inside the circuit to considerably suppress the noise effect of supply voltage. Post-Layout simulation results confirm the RMS jitter of less than 6.7ps at 20MHz and 2ps at 100MHz input clock frequency when the 3.3Volts supply voltage is subject to 75mVolts peak-to-peak noise disturbances. Total power consumption reaches from 7.5mW to 16.5mW when the operating frequency increases from 20MHz to 100MHz. The proposed low-jitter DLL can be implemented in small active area, around 380µm×210µm including the clock generation circuit, which is proper to be repeatedly used inside the chip.

Keywords: Delay Locked Loop; Clock Generation; Low-Jitter Clock Distribution; Wide-Range DLL; Low-Jitter DLL.

1. Introduction

Delay locked loops, DLLs, are broadly used for low-jitter multiphase clock generation, [1], [2] and [3]. Multiple operations within multitask mixed signal applications are regularly scheduled using a digital switching strategy on a single hardware. Recently, for example, single-stage analog comparators are proposed to perform three operations (reset, pre-amplification and latch) in a single hardware, [6], [7] and [8]. Also, the switching strategy of sample and holds (S/H) in high speed and high resolution analog to digital converters (ADCs) should be strictly considered to meet the desired resolution and jitter specifications through sampling. In low jitter applications, although PLLs can considerably reject the input clock jitter due to generating a fresh and low jitter clock by the VCO, however, smaller area and lower power consumption introduce DLLs as a proper choice when they are repeatedly used inside the chip. Furthermore, PLLs are regularly used for generation of very high frequency clock signals due to the inherent abilities of ring and LC oscillators. Whereas, DLLs are usually utilized to generate multiple phases of a middle frequency reference clock signal, manually generated inside or transferred into the chip. Frequency-Phase detectors (Phase Detectors), PFDs (PDs), are known as the main building blocks of PLLs (DLLs), [10], which dominantly determine the sensitivity of closed loop structure. Reducing the dead-zone of PD dominantly improves the RMS and peak-to-peak jitter of DLL because this makes the loop to response to small phase differences. Hence, employing a sensitive PD is one of the main challenges of DLL design. This is highlighted when DLL is used in jitter sensitive applications, such as high resolution ADCs, when the RMS jitter of generated clock directly affects the dynamic behavior, (e.g., SNDR). The conventional phase detectors, [2] and [5], are constructed from positive feedback NAND gates which opposes against changing stored values on output nodes. Hence, larger phase differences are required at PD’s inputs to firstly remove the previous data and secondly develop the new charge on output nodes of PD. This means larger dead zone and smaller sensitivity. Also, non-differential or pseudo-differential delay cells are applied in [2] and [5], in which the power supply noise can directly emerge on generated clocks and consequently diminish the RMS jitter.

* Corresponding Author
In this paper, a low jitter DLL is proposed based on fully differential delay cells to considerably alleviate the supply noise on output generated clocks. A sensitive PD is introduced in section II to reduce the jitter besides the simplicity. Compatible charge pump and delay cells are also proposed in this section. Moreover, a simple strategy of common mode (CM) level setting is proposed to bring the generated phases around the middle point of supply and ground voltages. This CM setting strategy, no longer introduces extra parasitic capacitances on the output nodes of delay elements, and yields a better duty cycle, near 50 percent, when the outputs of delay elements are used via simple inverters. The strategy of transferring small signal input clock and generating full range reference clock inside the chip is discussed in section III. The duty cycle adjust circuits, as used in [4], are not required when the combination of CM setting strategy and clock transferring is applied. Simulation results are shown in section IV and finally, section V concludes the paper.

2. Building Blocks of the Proposed DLL

Building blocks of the proposed DLL are illustrated in Fig.1. Eight differential delay elements are employed to provide 16-phases. Input reference clock and its complementary, Clk and Clkb, are applied to a PD as reference clocks. Also, the 180° delayed clock, Clk_180°, which is generated on one of the output nodes of delay cells, is fed back to PD to form the close loop structure of DLL. PD produces a digital pulse with the width of phase difference between digital inputs. Namely, generated pulse of PD is modulated with the phase difference. An analog charge pump is required to translate the generated digital pulse to analog control voltage, V_C, to be prepared for the next use by delay cells.

2.1 Phase detector

The proposed phase detector is shown in Fig.2(a). Unlike the other similar works, three digital input signals are here used to detect the phase difference. PD can be divided into two main sections: the main core of phase detection which generates Q_2, and the pulse generator logic which provides UP and DN signals. As depicted in Fig.2(a), the main core of PD is constructed from two clocked inverters employed in master-slave configuration. Namely, Clk_180° is applied as input signal of a master-slave clocked buffer which is controlled by differential reference clocks, called Clk and Clkb. When the falling edge of Clk arrives before/after the falling edge of Clk_180°, high/low level of input voltage would be buffered to node Q_2. Simultaneous transitions are also clarified in Fig.2(b).

Fig. 2. (a) The Proposed Phase Detector, The Case of (b) Increasing and (c) Decreasing Delay

Hereafter, pulse generator generates narrow pulses of up and down operations. When Q_2 is set to high level voltage, pulls DN down to zero and produces the inverted overlap of Clk and Clk_180° at UP node. In the other case, as depicted in Fig.2(c), when Q_2 goes down to zero value, pulls the UP node up and produces the overlap of Clk and Clk_180° at DN output. The sensitivity of the proposed PD is only restricted by the required time for sampling in master clocked inverter as introduced as the main core in PD. In the other works, [2] and [5], where positive feedback structure is used for phase detection, a time portion should be allocated to overcome the positive feedback and remove the previous latched data.

2.2 Charge pump

The schematic of the compatible charge pump is illustrated in Fig.3 which provides the analog voltage based on generated pulses of PD, UP and DN. M_{P2} and M_{N2} are controlled by UP and DN signals. Detail description of charge pump behavior can be separately...
surveyed for two cases of Fig.2(b) and 2(c). In the case (b), when the DN signal is set to zero, the discharge direction is closed and falling edges of UP signal opens the charge direction of the load capacitance through $M_{n1}$ and $M_{p2}$. In the other case, when the falling edge of Clk$_{180^\circ}$ occurs before the falling edge of the sampling clock, Fig.2(b), UP goes up to high level voltage which disconnect the charging direction of the load capacitance. Furthermore, DN represents the overlap of Clk and Clk$_{180^\circ}$ which discharges the $V_C$ via $M_{n1}$ and $M_{p2}$ when goes to high level. Decreasing $V_C$ speeds up the delay elements.

2.3 Differential delay elements

Detail description of differential delay cells is shown in Fig.4 in which $V_C$ determines the bias current. As depicted in Fig.4, increasing $V_C$ slows down the delay elements due to decreasing the bias current. Bias adjusting is continued until the falling edge of reference Clock, Clk, corresponds on rising edge of Clk$_{180^\circ}$, which means $180^\circ$ phase shift. Due to the differential structure of delay elements in Fig.4, $360^\circ$ phase shift is expected from Clk to Clk$_{360^\circ}$. Differential structure of delay cells might encounter the problem of mismatch between up and down tail current sources. This might shift up or down the cross points of differential delayed signals from the middle of supply and ground voltages. If the outputs of delay elements are applied on inverter gates to drive other loads, the cross point should be adjusted near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate. Otherwise, the duty cycle undesirably deviates from 50 percent at near the threshold of a simple inverter gate.
required. As shown in Fig.5(b), a simple differential pair is applied to amplify the small amplitude of input differential clock around the DC-level which is set to threshold voltage of an inverter gate. M₅ and M₆ are also used as resistors to complete the DC-level setting strategy. Here, the filtered supply and ground are used as the differential supply of differential pair and inverters. Clk and Clkb are low jitter and full range reference clock signals which are generated in a reasonable duty cycle.

![Fig. 5: Low-Jitter Reference Clock Generation via (a) Filtered Supply and Corner-Dependent Reference Generation, and (b) Full Range Recovery Circuit](image)

**4. Post-Layout Simulation Results**

Layout pattern of the proposed DLL in a 0.35μm CMOS technology is illustrated in Fig.6 which confirms that the proposed 16-phases DLL could be implemented in about 380μm×210μm active area. The layout pattern of Fig.6 also includes the clock generator circuit of Fig.5.

![Fig. 6: Layout Pattern of the Proposed DLL](image)

Post-layout simulations of the proposed DLL are performed for the range of 20MHz to 110MHz operating frequencies. A peak-to-peak power supply noise of around 75mv is also constructed by a set of sinusoidal waveforms with different amplitudes and frequencies. Larger values of noise components are assigned to the amplitudes of the multiples of input clock frequency, to highlight the noise of clock coupling on the power supply lines. For example, amplitude of around 16mv, 10mv and 15mv are considered for 20MHz, 40MHz and 60MHz frequencies, when the DLL is simulated at 20MHz. The noisy and the filtered supply of Fig.5(a) are illustrated in Fig.7(a) and 7(b). Settling behavior of the control voltage, Vₖ, is also depicted in Fig.7(c) at 20MHz operating frequency.

![Fig. 7: (a) Noisy and (b) Filtered Vdd, (c) Control Voltage at 20MHz](image)

After settling, 16 phases are generated through 8 differential delay cells as depicted in Fig.8 in which the delay time of generated phases differs from the neighbor one, equal to 1/16 of the period time of the reference clock. The generated phases at 20MHz are illustrated in Fig.8, which all are differed 22.5 degrees from each other.

![Fig. 8: All Generated Phases at 20MHz Operating Frequency](image)

Settling behavior of Vₖ is also shown in Fig.9 at 100MHz operating frequency. As discussed earlier, Vₖ is expected to settle to smaller values when the operating frequency is increased.
Input clock jitter would not be eliminated in DLL’s output, meanwhile, PLLs can suppress the input clock jitter due to providing a new and fresh clock on VCO’s output. Firstly, a low-jitter input clock signal is utilized as reference clock to qualify the jitter of the proposed DLL when supply is subject to around 75mV peak-to-peak noise voltage. Noise harmonics are manually weighted at multiples of the fundamental clock frequency as expected in real test conditions. Firstly, the circuit of Fig.5(b) is simulated to qualify the jitter behavior of full-range clock inside the chip, in presence of 75mV peak-to-peak noise on supply voltage. The eye diagram of small amplitude clock, ck and ckb, and generated full range signals, clk and clkb, are illustrated in Fig.10 at 100MHz input clock frequency, when the supply voltage is subject to 75mV peak-to-peak noise. Jitter histogram of the generated full-range clock is also illustrated in which the peak-to-peak and RMS jitter of 10.4ps and 2.1ps are obtained, respectively.

Eye diagram and jitter histogram is evaluated for one of outputs at 100MHz operating frequency. Results are illustrated in Fig.11 which shows around 11ps and 2ps peak-to-peak and RMS jitter, respectively. Simple comparison between reference clock and generated outputs, clarifies that the RMS jitter of input clock would be similarly emerges on outputs in DLL loop structure.

To evaluate this claim, a manual peak-to-peak jitter of around 2.3ns is applied on reference input clock which represents the RMS jitter of around 58ps on small amplitude reference signals. As illustrated in Fig. 11 peak-to-peak jitter of output generated clock is similarly increased when the reference clock is encountered to jitter disturbances. Hence, suppressing the supply noise is the main challenge of designing low-jitter DLLs.

![Fig. 9. The Control Voltage and Generated Phases at 100MHz](image)

![Fig. 10. (a) Eye diagram of Small Amplitude Input and Generated Full-Range Reference Clock (b) Jitter Histogram of Full-Range Reference Clock. @100MHz in Presence of 75mV Peak-To-Peak Supply Noise](image)

![Fig. 11 Eye Diagram and Jitter Histogram of Differential Output Clocks at 100MHz Operating Frequency in Presence of 75mV peak-to-peak Supply Noise](image)
Table 1 summarizes the DLL specifications for 20MHz, 50MHz, 80MHz and 100MHz operating frequencies when the supply is subject to 75mv peak-to-peak noise. As shown, the value of VC is decreased for higher operating frequencies.

Table 1. DLL Specifications at Different Operating Frequencies

<table>
<thead>
<tr>
<th>Frequency</th>
<th>20 MHz</th>
<th>50 MHz</th>
<th>80 MHz</th>
<th>100 MHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>RMS Jitter @75mv P-p</td>
<td>6.7</td>
<td>5</td>
<td>4.5</td>
<td>2</td>
</tr>
<tr>
<td>Supply Noise</td>
<td>7.6</td>
<td>10.5</td>
<td>14.2</td>
<td>16.5</td>
</tr>
<tr>
<td>Power Consumption (mW)</td>
<td>2.4</td>
<td>2.1</td>
<td>1.85</td>
<td>1.45</td>
</tr>
</tbody>
</table>

5. Conclusions

A low-jitter 20MHz-110MHz DLL is proposed based on a simple and sensitive open loop phase detector. Also, a simple strategy of cross couple setting is introduced on differential outputs to provide 50% duty cycle digital signals. Hence, the duty cycle adjustment block is not required. The strategy of transferring low-noise reference clock signals inside the chip has been also discussed.

Table 2 compares the proposed DLL with other similar works. Small Active area and power consumption, introduces the proposed DLL as a proper choice when the DLL should be repeatedly used inside a chip. Furthermore, the maximum operating frequency is inversely proportional to the number of delay cells in closed loop structure. Namely, smaller delay values are expected from each delay cell, when the loop is constructed from further number of delay elements in similar conditions. Hence, the maximum operating frequency is reduced in this work.

Table 2. Comparison Table

<table>
<thead>
<tr>
<th>Process (µm)</th>
<th>[2]</th>
<th>[4]</th>
<th>[5]</th>
<th>This work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum Operating Frequency (GHz)</td>
<td>1</td>
<td>0.4</td>
<td>0.22</td>
<td>0.11</td>
</tr>
<tr>
<td>Supply (volts)</td>
<td>2</td>
<td>2.5</td>
<td>3.3</td>
<td>3.3</td>
</tr>
<tr>
<td>No. Phases</td>
<td>9</td>
<td>8</td>
<td>15</td>
<td>16</td>
</tr>
<tr>
<td>P-P Jitter (ps)</td>
<td>20</td>
<td>54</td>
<td>N.A</td>
<td>Quiet</td>
</tr>
<tr>
<td>RMS Jitter (ps)</td>
<td>N.A</td>
<td>67</td>
<td>6.4</td>
<td>2</td>
</tr>
<tr>
<td>@ Supply Noise</td>
<td>11</td>
<td>@75mv</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power(mW)</td>
<td>33</td>
<td>60</td>
<td>33</td>
<td>16.5</td>
</tr>
<tr>
<td>Area (mm²)</td>
<td>0.6</td>
<td>0.13</td>
<td>0.45</td>
<td>0.08</td>
</tr>
</tbody>
</table>

References

Sarang Kazeminia was born in 1982, Tonekabon, Iran. He received BS degree in Electrical engineering from Isfahan University of Technology, (IUT), Isfahan, Iran, 2004, MS degree in Electrical engineering from Urmia University, Urmia, Iran, 2007. He is currently working on high speed and high resolution A/D converters, towards the Ph.D. degree in electrical engineering at Microelectronics Research Laboratory of Urmia University. His research interests are high speed high resolution digital to analog and analog to digital converter design, low jitter clock generation, DLL, PLL and Bandgap reference Design.

Khayrollah Hadidi received his BS degree from Sharif University of Technology in Tehran, Iran, his MS degree from polytechnic University, New York, and his Ph.D. degree from University of California, Los Angeles, all in electrical engineering. His research interests are high speed high resolution data converter design, wideband integrated filter design, and nonlinearity analysis and improvement in analog circuits. He is currently with Electrical Engineering Department and Microelectronics Research Laboratory in Urmia University, Urmia, Iran. He holds one US patent (issued), and one US plus 12 Japanese patents (pending).

Abdollah Khoei was born in Urmia, Iran. He received BS, MS and Ph.D. degrees in electrical engineering from North Dakota State University, USA, in 1982, 1985, 1989, respectively. His research interests are analog and digital integrated circuit design for fuzzy and neural network applications, fuzzy based industrial electronics, and DC-DC converters for portable applications. He is currently with Electrical Engineering Department and Microelectronics Research Laboratory in Urmia University, Urmia, Iran.